|
Поляков А. К. - Языки VHDL и VERILOG в проектировании цифровой аппаратуры (Системы проектирования) - 2016.pdf
2 years, 5 months
Files: 1 Total size: 38.3 MB Total requests: 2117 Last access time: 1 day, 3 hours
|
|
verilog-ieee.pdf
2 years, 5 months
Files: 1 Total size: 2.8 MB Total requests: 19 Last access time: 3 days
|
|
Rafiquzzaman M. Digital Logic.Verilog and FPGA-Based Design 2019
2 years, 5 months
Files: 1 Total size: 55.5 MB Total requests: 1038 Last access time: 16 hours, 36 minutes
|